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Abstract-A vertically integrated alternative for integrated injection logic has been realized, named buried 
injector logic (BIL). 1 MeV ion implantations are used to create buried layers. The vertical pnp and npn 
transistors have thin base regions and exhibit a limited charge accumulation if a gate is saturated. d.c. 
and dynamic analysis of BIL-gate behaviour are given. A minimum gate delay of well below 1 ns is 
projected if collector areas are smaller than 10 pm2 within an oxide isolated structure. A relation between 
maximum injector current density and device size is derived. 
NOTATION 
collector area 
effective gain (I,,,/Zb) of a gate 
upward current gain of the intrinsic npn transistor 
downward current gain of the extrinsic pnp tran- 
sistor 
downward current gain of the intrinsic npn tran- 
sistor 
upward current gain of the injector pnp transistor 
depletion layer capacitance (F/cm2) of the npn 
cb-junction 
depletion layer capacitance (F/cm2) of the ttpn 
eb-junction 
extrinsic base area around the first collector 
npn-emitter area extrinsic to the total base 
diffusion length 
extrinsic base area added for each next collector 
fanout, i.e. number of collectors per gate 
current injection parameter (nfqD/Q) 
maximum load current supplied to a gate 
maximmn collector current of npn transistor 
part of the total injector current that is not used 
for switching 
lateral current in the intrinsic npn-base 
lateral current in the npn-emitter 
injector current density 
electron current density across the pnp eb- 
junction 
collector length (y-direction) 
electron injection currents 
hole injection currents 
effective majority concentration (majority con- 
centration corrected for bandgap narrowing and 
high injection) 
depletion layer charge 
active charge 
sheet resistance of the npn-emitter 
sheet resistance of the intrinsic npn-base 
downward intrinsic npn ce-transittime 
upward intrinsic npn ce-transittime 
downward extrinsic pnp ce-transittime 
gate delay time when no active charge is present 
minimum gate delay (active charges present) 
voltages normalized on kTlq 
logical “hiw voltage 
logical “low” voltage 
injector voltage 
Vll- v, 
TPresent address: University of Zambia, School of 
Engineering, Lusaka, Zambia. 
V,(Y) potential in the instrinsic npn-base 
V,(Y) potential in the npn-emitter 
INTRODLJCI’ION 
A completely vertical structure will be presented 
here as an alternative to the partly vertical/lateral 
integration of switching resp. load transistor in IIL, 
exhibiting a smaller minimum gate delay time. The 
buried layers are all ion implanted using energies up 
to 1 MeV. 
Departing from the conventional lateral 
configuration of the pnp, 1 MeV ion implantations 
offer the possibility to vertically stack and merge the 
pnp and npn transistors. Figure 1 gives device struc- 
tures and implantation profiles as determined with 
SUPREM II[l] modified with recent implantation 
data[2]. No diffusion is used for doping, extrinsic 
device areas are also implanted. Unwanted injection 
in extrinsic areas can thus be controlled. The bases of 
both npn and pnp are thin and charge accumulation 
at high current levels is limited. Depletion capaci- 
tances are somewhat large due to the high doping 
levels causing a relatively large minimum power- 
delay product. 
BIL can be analysed in a similar way as Substrate 
Fed Logic (SFL)[3-71 and is subject to the same 
redefinition of effective gain of a gate compared to the 
effective gain for conventional IIL. Other (partly) 
vertical structures have been proposed in the 
past[&lO] showing advantages also observed for the 
structure proposed here. 
The next two paragraphs are devoted to the d.c. 
and dynamic analysis of BIL, and relations are 
derived for the maximum fanout and minimum gate 
delay as function of device parameters. In the third 
paragraph an analysis will be given of 2-D current 
redistribution effects. 
FUNCl’IONAL REQUIREMENT 
In BIL, as in SFL, the load current (i.e. the forward 
current of the pnp transistor) scales with the surface 
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Fig. 1. (a) Realizations of BIL showing cross sections for the concentration profiles after processing in
(b). Arrows indicate staining results. 
area of the gate. However the gain per collector in a 
gate with more than one collector is independent of 
the number of collectors (F), since the base current 
supply to the npn transistors also scales with the 
number of collectors. 
The d.c. functional requirement is that the maxi- 
mum load current, Zti, supplied to a particular gate 
must be less than the output current, I,.,, that can be 
sunk by one collector. The ratio Z,,,/Z~ is the effective 
gain, /I&F), and is a function of the fanout, F, of the 
gate, and also depends on the size of the loading gate. 
To express /3,x in terms of device parameters and 
device structure refer to Fig. 2. Surface areas are 
related to the surface area of one collector, A, and &, 
and L define extrinsic areas. These definitions also 
hold when LOCOS device isolation techniques are 
used. 
In the intrinsic npn transistor we assume volume 
recombination negligible. Current injection par- 
ameters, Z, are assigned to various regions in the 
device. Charge control relations are used to describe 
injection currents. For the injection current to layer 
a, with effective majority concentration Q: 
ZxAnfq g 
0 Q. 
euvT=Araer (1) 
For layers with thicknesses maller than the diffusion 
length, the majority concentration at low level injec- 
tion is almost equal to the implanted dose. In ex- 
trinsic regions with higher concentrations and larger 
thicknesses Q follows from integration of the dopant 
concentration over the diffusion length. 
The load current available from a gate with fanout 
F can be found assuming the input voltage low and 
consequently the npn transistor switched off: 
Z, = PsCFA,) + ~h%Ac + (F - 1kA,1 
=[(l +&)+(l +E)(F- l)]AJ,e~ (2) 
with pa =p4 = T,ec, and V: the normalized injector 
voltage. 
The current that can be sunk by one collector, with 
surface area A,, of an “on’‘-gate is: 
Z,., = n2--&, (3) 
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Fig. 2. Device cross-section showing hole and electron injection currents, extrinsic areas and injection 
parameters. 
with n, = r2eG, and V,* the normalized “high” volt- 
age of a gate. Of course it is required that a gate that 
is “on” will saturate, and eqn (3) gives a maximum 
current. To solve the unknown Vh we consider the 
internal current balance of the “on”-gate when 
Zti = 0, and the gate is not yet saturated: 
P& +p&% =pl&--& +P& + nlUc. 
Evaluation leads to: 
eG=[l ++$-g-J’eG. (4) 
Substituting in eqn (3), and with Z,,,/J, > 1 follows: (5) 
The upward current gain of the intrinsic npn is 
Bti = r,/f, and is the reciprocal to the downward 
current gain of the intrinsic pnp. & can easily be 
varied by changing the implanted dose of the npn- 
base. The downward gain of the extrinsic pnp is 
s, = rl/rb. 
For the implantation profiles of Fig. l(b) device 
simulations and measurements howed that & = 8 
and & = 20. A graphical representation of eqn (5) in 
this case is shown in Fig. 3. 
The effective gain of a gate /Ier = Z,,,/Zi. can now be 
evaluated as: 
/J*(F) = 4 = Ai (6, + 1) 
m [ 
( > 1 
-I 
+@+l)(F-1)+ 1+ +$(F- 1) $ . 
c P
Contrary to IIL, the effective gain here is completely 
determined by the back injection of the pnp. 
Measured d.c. characteristics of the upward npn 
transistor are given in Fig. 4 for a device with F = 1, 
6, = 1 and AC = 50 pm*. Both 4. (base current) and 
I,,, (collector current) show a deviation from the 
characteristic 60 mV per current decade slope. Due to 
current crowding effects, which will be analysed 
Fig. 3. Fanout as function of extrinsic device area. 
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Fig. 4. d.c. Characteristics of an upward transistor. Due to 
current crowding, the gain reduces at higher current levels. 
below, transistor gain reduces when the current 
reaches 1O-4 A. From this follows that gates can only 
be operated below this current range. In order to 
achieve high current densities small device areas are 
a prerequisite. In the above analysis a worst case 
situation is assumed: the smallest gate drives the 
largest. When BIL is used for random logic the above 
relations are safe. 
DYNAMIC BEHAYIOUR 
The delay time of a gate is determined here as a 
lumped parameter: 
CQ 
7 =-, 
Z 
where EQ is the accumulated charge in a gate, and Z 
the total current available to remove that charge. Q 
comprises active charge Q. and passive charge Q,. 
Equation (6) is in fact inaccurate since not all accu- 
mulated charge is being removed at the same rate. 
However at higher current levels where Q.>> Q, it 
gives a reasonable approximation because the bulk of 
the accumulated charge is related to the dominant 
current. If there is no active charge present in the 
device (only charged depletion capacitances) eqn (6) 
will only be a rough approximation. 
1. Q.xO 
When all gates in the logic circuit have a fanout of 
F, and we assume depletion capacitances are indepen- 
dent of junction voltage, it is easy to evaluate that 
when Q. x 0: 
’ = 
[2FCp, + ((6, + 1) + (E + l)(F - 1)) CEILS?’ 
(&/l + /I$,[@, + 1) + (e + I)@ - 111 ’ (7) 
where CP, and Cg are then npn collector-base and 
base-emitter capacitances (Fcm-‘), AV is the logic 
swing and &, the pnp upward current gain, .Z, the 
injector current density under the npn-base region. 
2. Qa>Q, 
The active charge accumulated in the device is 
proportional to the current level, hence the time delay 
will be independent of current. Three charge com- 
ponents can be distinguished: charge Qnpn associated 
with the downward intrinsic npn emitter current and 
transit time 7nr charge Q,, associated with the up- 
ward intrinsic npn, upward emitter current and 7P, 
and charge Q, associated with the extrinsic down- 
ward pnp, tp and extrinsic pnp current. For these 
components we write normalized on A,: 
Q,,,,,, = 'I~(P~ + n,)F = r,(r,+ r,)FeG-q 
Q,,“,= 7P(~~ +dF= 7#, + r2)FeG 
Qp=tp(nl+~2)[8c+~(F-11)1 
= 7FPS(I'Z+r1)[6,+~ (F- l)]eG 63) 
The transit times 7,, , tp , 7w can be evaluated in device 
simulations. 
Active charge is removed by collector current 
drawn from the input terminal by a next gate being 
switched “on”. The minimum available current is the 
collector current of a gate with fanout 1 given by eqn 
(3). To evaluate eqns (8) and (3) we must determine 
the “high” and “low” voltage from the current 
balance of the saturated gate. The load current to the 
collector equals Zi,. Inside the device this current is 
carried by 4, = n2 - n6 - p6 (Fig. 2). The input termi- 
nal of the gate is “high” and carries no current, so for 
the base region: (p3 + p4) - (p, + p2) - ps - n, = 0. 
For a gate with fanout F these relations can be 
rewritten: 
(1 + &)Z,e< = -(Z, + Z,)ec-c + Z,ec 
[(&+l)+(t+l)(F-l)]Zi(e~--“I’> 
- FT,eq- q = [6, + .s (F - l)]Z,eG. (9) 
From this follows (with BP, /&>> 1, where /IF is the 
downward current gain of the npn): 
F 
BF 6% + 1) + (6 + 1W - 1) 
1 -1 
ec 
&-CC= l_!_$!& el$ 
[ 1 “1 
Substituting eqn (10) into eqns (8) and (3) yields for 
eqn (6) (again &, &>>l): 
(11) 
Equation (11) shows that the larger &, the closer 7 * 
will be equal to the sum of npn-downward, npn- 
upward (or pnp-downward) and extrinsic pnp- 
downward collector-emitter transit times. For smaller 
&7’ will increase since generally 7, < 7p, 7pe. For the 
profile of Fig. l(b) transit times at an injector current 
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Fig. 5. Gate delay as function of injector current. A, B, C conventional structures with oxide isolation. 
A: 1.2 pm epi-layer, 5 pm design rules[ll], B: 0.85 pm epi-layer, 2.5 pm design rules[l2], C: 0.2 pm 
+-layer, O.Spm design rules (7 pm* cell area)[ll]. D: BIL structures (x, measurements). D,: 3OOpm* 
collector area, 6, = 2, with junction isolation showing high depletion capacitances. D,: 50 pm2 collector 
area, S, = 1 oxide isolation, 5 pm technology showing measurements and 1-D theory (D3). Note the 
discrepancy between actual 3-D behaviour and the 1-D theory. D,: projected elay of a cell of 7pm2. 
density of 1000 A/cm2 were, using device simulations, 
found to be t, = 4 x lo-“, zP = 8 x 10-r’ and 
zpc = lo-” s. Equation (11) can be combined with eqn 
(7) to give gate delay as function of injector current 
density. Curves D,, Dr. D3, D4 in Fig. 5 show the 
results and measurements on ring counters with a 
fanout of 1, compared with optimized conventional 
IIL delay times. A more detailed analysis of the 
measurements follows in the next paragraph. 
The minimum power-delay product follows from 
pd = V,Z, + 0.5 XAV2, where I,_ accounts for the 
d.c. losses. For a gate with F = 1 using eqn (8) with 
A V = V, (neglecting ps): 
G + cg 
C,--+CZ 
and 
> 
(2Cc,+(&+ l)C,)A,V; (12) 
For a collector area of 50pmZ, 6, = 0 and 6, = 1 
the pd = 0.08 pJ. The value found in ringcounter 
measurements is 0.1 pJ (Dr in Fig. 5). Sidewall 
capacitances however are not incorporated here, and 
should not be neglected. 
2-D CURRENT CROWDING EFFECTS 
The intrinsic npn base has a sheet resistance of 
several kn/lJ, depending on the implanted dose. d.c. 
Simulations of a gate in the off-state, using a distrib- 
uted 2-D circuit model as in Fig. 6(a), show that for 
a LOCOS isolated device with a collector area of 
50 p m2, S, = 1, a vertical current density of lo3 A/cm* 
causes a detrimental lateral potential drop in the 
intrinsic npn-base with 3.5 kR/n. Due to this poten- 
tial drop locally the eb-junction of the npn remains 
forward biased, leaving the gate partly on, thereby at 
least increasing the “low” voltage. In Figure 6(b) the 
current density across each junction is plotted as 
off-state. When the device is scaled down linearly 
with a factor 2 the gate behaves properly in the 
off-state. 
An analytical relation between the maximum injec- 
tor current density and device size can be derived for 
the case that the eb-junction of the upward npn will 
not carry a forward current. We assume here only 
lateral current flow in the y-direction, c.f. Fig. 6(a). 
The base current, Is(y); is transported in the negative 
y-direction, starting at y = L. The emitter current, 
Z,(y) flows in the positive y-direction for y > 0 and 
in the negative for y < 0, assuming symmetry. An 
expression relating V,(L) to injector current density 
and device size is now derived, taking into account a 
lateral potential drop in the npn-emitter. In a similar 
way as in Ref. [8] an expression for ZE(y) can be 
found using the boundary conditions V,(L) = 0 and 
ZE (0) = 0: 
2L v, 
Is(y) =x B tan BY, 
with B a constant to be evaluated from: 
-= 
(13) 
(14) 
Here J, is the electron current density across the 
eb-junction of the injector pnp near y = L, directly 
following from the injector voltage. 
From equation (13) follows: 
cos By 
V&Y)= --2VTlnc0sBL. (15) 
Since ZB( y) is the pnp collector current, we can write: 
WY) JJ e- WYWT 
dy= ” 
Also: 
RF Y 
V,(v)= -T F MY) dy. 
- JO 
(17) 
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Fig. 7. V,(L) as function of J. for devices with L = 10, 5 and 2.5/1m. RF = 1 kG/Cl, solid line 
BP = 6.5 kn/O, dashed line RF = 3.5 kQ/O. 
Solving equation (16) and substituting with eqn (15) with BIL flip-flops or cross-coupled thyristor cells is 
in eqn (1’7) yields: attractive and requires no extra masking. 
V!dY) = Bz RJsJnBL (cos By - By sin BL - 1). (18) 
The voltage V,(L) is plotted as function of J. in Fig. 
7, where L and R@ are parameters. 
Comparing the results of Fig. 7 with the measure- 
ments D2 in Fig. 2 shows reasonable agreement. In 
Figure 2 the maximum injector current density was 
100 A/cm2, while from Fig. 7 a maximum J. of 
50A/em* follows. The injector current density 
follows from (/?,, + 1) J.. In actual devices however Is 
is not restricted to the y-direction only. 
CONCLUSIONS 
Deep ion implantation has shown to be an inter- 
esting technique for the realization of a fully vertical 
version of IIL, here named Buried Injector Logic. 
Both npn and pnp transistors have small transit times 
projecting the minimum gate delay well below 1 ns if 
collector areas are in the order of 10pm’ or below 
(Rp = 3.5 m/O). The usual advantages of vertical 
IIL as lay-out facilitation, absence of powerlines at 
the silicon surface (in the case when p-wafers are 
used) are also present. Since ion implantation is the 
only source of doping high device reproducability is 
likely, and a fine tuning is possible to optimize device 
characteristics. No extensive diffusion steps are neces- 
sary, simplifying processing. Because of its projected 
high speed the application of BIL in memory circuits 
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